

**REMARKS**

Reconsideration of the application in view of the above-amended drawings and the following remarks is respectfully requested.

The Examiner states that figures 1A, 1B, 2A and 2B should be designated by a legend such as -- Prior Art -- because only that which is old is illustrated. Enclosed herewith is a proposed drawing correction in red in which these figures have been marked as -- Prior Art --. The Examiner's approval of the drawing changes is respectfully requested. If the drawing corrections are accepted by the Examiner, replacement sheets will be provided.

The Examiner rejects claims 1 – 17 under 35 U. S. C. § 102(e) as being anticipated by Kalkunte. The Examiner states that with regard to claims 1, 5, 7, and 9, Kalkunte discloses a cryptographic system comprising:

A first FIFO having a primary write address, primary read address, a secondary read address, a secondary write address and an encryption/decryption circuit configured to read the unprocessed data via the secondary read address, selectively encrypt or decrypt the unprocessed data read via the secondary read address and generate processed data, and write the processed data back into the first FIFO via the secondary address and cites Col. 3, lines 40-67 and Col. 4-6, lines 1-67.

This rejection is respectfully traversed. Kalkunte, et al. is unrelated to the present invention, the Examiner's statements to the contrary notwithstanding. Kalkunte involves being able to calculate the minimum number of bytes that need be stored in the FIFO buffer in order to avoid transmit underflow. In Kalkunte, data received from the computer via the PCI bus interface unit is loaded into a transmit FIFO 32 from which it is sent via the encoding circuit 20 to a network 14. Data received from the network is received through the decoding circuitry 20 and placed into receive FIFO 30 from which it

is transmitted to the PCI bus interface unit and from there back to the CPU. Data sent from the transmit FIFO 32 to the network is normally not returned, but if it is, it is not returned back to the transmit FIFO, but to the receive FIFO. Thus, there is no showing or suggestion of that the data is written back into the first FIFO via the secondary write address such that the process data can be read from the first FIFO data via the primary read address, as recited in Claim 1, for example, the Examiner's statements to the contrary notwithstanding. This feature is supported in the present application at Page 2, on lines 15 - 18, Page 3, on lines 6 - 9, and Page 5, Line 28 – Page 6, Line 2, for example. The Examiner has not indicated what elements in Kalkunte would correspond to the elements of the present invention.

With respect to claims 3, 6 and 11, the Examiner states that Kalkunte further discloses a second FIFO storage device such that the processed data is written back into the first and second FIFO storage devices to be read from the first and second FIFO data storage devices to be read from the first and second FIFO data storage devices via their respective primary read addresses. These claims are dependent from Claim 1 and are therefore patentable for the same reasons.

With respect to claims 13 and 15, Kalkunte the Examiner recites memory steps concerning first and second FIFO memories, with the implication that those features are both recited in claims 13 and 15. This is incorrect, as Claim 13 does not recite a second FIFO memory. However, the Examiners' rejections to these claims must fail because both claims 13 and 15 recite writing the processed data to the first FIFO memory (Claim 13) or writing the processed data from data stored in the first FIFO memory back to the first FIFO memory via its secondary write address and writing the processed data from data stored in the second FIFO memory back into the second FIFO memory via its secondary write address (Claim 15), which is not shown or suggested in Kalkunte.

With regard to the Examiner's rejection of claims 14 and 16 - 17, these claims are dependent upon Claim 13. The patentability of Claim 13 having been shown above, these claims are patentable for the same reasons.

It should also be noted that Kalkunte fails to suggest the features of the present invention recited above.

An Information Disclosure Statement is enclosed herewith. The reference cited on the Information Disclosure Statement also fails to show or suggest the writing of data back to the same storage location in the FIFO.

Accordingly, Applicants believe the Application, with the drawing amendment enclosed herewith, is in condition for allowance, and such action is respectfully requested.

Respectfully submitted,

Texas Instruments Incorporated

By   
William B. Kempler  
Senior Corporate Patent Counsel  
Reg. No. 28,228  
(972) 917-5452